Good Company
Good Company
With change in leadership the company has grown
The salary was low at the time.
Was this helpful?
Marvell Technology Interview Experiences
ASIC Design Engineer
Clock domain crossing verilog about the differences between blocking/non-blocking assignments Points you list on your resume Basic ALU questions Truth table and k-maps Frequency divider and counters DFF with synchronized reset and asynchronized reset
ASIC Design Engineer
The first round was a phone interview of around 45 minutes. It was focused entirely on linear pipeline and Out of Order Pipeline principles. The second round was a face to face interview at Santa Clara. There were 4.5hrs of interview (45 minutes per
Design Verification Engineer
I had a phone interview.
ASIC Design Engineer
Santa Clara, CaliforniaSeptember 1, 2011Clock domain crossing verilog about the differences between blocking/non-blocking assignments Points you list on your resume Basic ALU questions Truth table and k-maps Frequency divider and counters DFF with synchronized reset and asynchronized reset
ASIC Design Engineer
Santa Clara, CaliforniaSeptember 1, 2015The first round was a phone interview of around 45 minutes. It was focused entirely on linear pipeline and Out of Order Pipeline principles. The second round was a face to face interview at Santa Clara. There were 4.5hrs of interview (45 minutes per
Design Verification Engineer
Santa Clara, CaliforniaJuly 12, 2012I had a phone interview.
