One round phone interview.
Five rounds of virtual onsite interviews.
Four out of six interviews are technical, asking about UVM, SystemVerilog, and test plans. The other two are behavioral and leadership questions. There are a lot of coding questions.
Write a test plan for a 2x2 switch arbiter.
The following metrics were computed from 1 interview experience for the Meta Design Verification Engineer role in Sunnyvale, California.
Meta's interview process for their Design Verification Engineer roles in Sunnyvale, California is extremely selective, failing the vast majority of engineers.
Candidates reported having mixed feelings for Meta's Design Verification Engineer interview process in Sunnyvale, California.