Taro Logo

ASIC Design Engineer Interview Experience - New York, New York

July 1, 2020
Positive ExperienceNo Offer

Process

This was the first screening round. It was about a 1-hour telephonic interview.

The agenda was to cross-verify the resume. It started with a resume discussion and was followed by design and basic digital questions.

Questions

Questions:

  1. Sequence detector for 1001 overlapping sequence (FSM design + Verilog code).

  2. Basic STA questions on setup and hold time. For example, if in silicon a path is failing, what would be the first step you would take to check if it is a setup failure?

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Qualcomm ASIC Design Engineer role in New York, New York.

Success Rate

0%
Pass Rate

Qualcomm's interview process for their ASIC Design Engineer roles in New York, New York is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Qualcomm's ASIC Design Engineer interview process in New York, New York.

Qualcomm Work Experiences