Networking RTL Design Engineer

Google is a global technology company that designs and manages hardware, software, machine learning, and systems infrastructure for Google services and Google Cloud.
Embedded
Staff Software Engineer
In-Person
5,000+ Employees
8+ years of experience
Enterprise SaaS · AI

Description For Networking RTL Design Engineer

Google's ML, Systems & Cloud AI (MSCA) organization is seeking a Networking RTL Design Engineer to join their team developing cutting-edge ASICs for data center networking acceleration. This role combines hardware expertise with networking knowledge, focusing on developing custom silicon solutions that power Google's infrastructure.

The position requires deep expertise in ASIC architecture, RDMA-based transports, and networking protocols. You'll be working on next-generation data center accelerators, participating in everything from initial specification to production implementation. The role involves close collaboration with software teams and requires understanding of complex networking concepts including packet processing, traffic conditioning, and telemetry.

As part of Google's hardware innovation team, you'll contribute to products that impact billions of users worldwide. The position offers the opportunity to work on groundbreaking data center networks, developing custom solutions that push the boundaries of performance and efficiency. You'll be involved in evaluating and implementing future ASIC designs, working with both custom and vendor solutions.

The ideal candidate brings strong experience in networking ASIC architecture, RTL development, and system design principles for low latency and high throughput systems. Knowledge of modern networking protocols, hardware-software interface optimization, and performance analysis is crucial. This role represents an opportunity to shape the future of Google's data center infrastructure while working with a diverse, world-class team of engineers.

Last updated 5 days ago

Responsibilities For Networking RTL Design Engineer

  • Participate in evaluation of future ASIC designs and general architecture for executing Google's data center networking roadmap
  • Collaborate in developing new layer protocols for data center networking
  • Understand how everything interacts with software and other ASIC subsystems
  • Define performance hardware/software interfaces
  • Write micro-architecture and design specifications
  • Define efficient micro-architecture and block partitioning/interfaces and flows

Requirements For Networking RTL Design Engineer

Python
Go
  • Bachelor's degree or equivalent practical experience
  • 8 years of experience architecting networking ASICs from specification to production
  • Experience working with design networking such as RDMA or packet processing
  • Experience developing RTL for ASIC subsystems
  • Experience in Cross-functional, micro-architecture, design, verification, logic synthesis, and timing closure
  • Experience in TCP, IP, Ethernet, PCIE and DRAM, NoC principles and protocols (preferred)
  • Experience working with software teams optimizing hardware/software interface (preferred)
  • Experience in a procedural programming language (C++, Python, Go) (preferred)
  • Experience in estimating performance by analysis, modeling, and network simulation (preferred)

Benefits For Networking RTL Design Engineer

Medical Insurance
Vision Insurance
Dental Insurance
Parental Leave
  • Equal opportunity employer
  • Accommodation for special needs
  • Global work environment

Interested in this job?

Jobs Related To Google Networking RTL Design Engineer

Staff Coherent Memory System Architect, Silicon

Staff-level hardware architecture role at Google focusing on coherent memory system design for consumer SoCs, requiring 8+ years of microarchitecture experience.

Network Architect, Hardware, Google Public Sector

Senior hardware architecture role at Google Public Sector, focusing on network solutions and ASIC design for government and educational institutions.

Micro-display CMOS Backplane Architect

Lead the development of next-generation microdisplay solutions at Google, architecting CMOS backplanes for AR systems with focus on high-performance display technology.

Staff Silicon System Architect

Staff Silicon System Architect position at Google, focusing on custom silicon solutions and Tensor SoC architecture, offering $183K-$271K base salary plus benefits.

ASIC Platform Software Architect, Silicon

Lead ASIC platform software architecture for Google's custom silicon solutions, bridging hardware and software requirements for consumer products.