PMIC Staff Layout Engineer

Develops block, macro, or chip level layouts and floorplans according to project requirements, specifications, and design schematics. Applies understanding of design manuals, established processes, layout elements, and basic electronic principles to create accurate designs that meet project needs. Conducts analyses, tests, and verifies designs using different tools and techniques to identify and troubleshoot issues, and stays abreast of new verification methods. Works with multiple internal and external stakeholders to align on projects, provide updates, and resolve issues.

The ideal candidate should have:

• Extensive floor planning and signal planning skills in Cadence Virtuoso IC201 and above.
• Layout Design experience for various analog circuits like Linear and Switching Regulators, ADCs, DACs, CHARGERS, Envelope Trackers, APTs, High Current POWERFETS, OTAs, Error Amplifiers etc.
• Strong understanding of submicron, deep-submicron, High Voltage CMOS processes. SOI process knowledge is an advantage.
• Very strong analog layout fundamentals and basic electrical knowledge for layout development.
• Strong physical verification debugging capability using Calibre Verification Suite.
• Ability to create area and parasitic efficient layouts, with strong problem-solving skills.
• Ability to perform in a dynamic, team-oriented environment.
• Well-developed organizational skills and the ability to multi-task.
• Scripting knowledge in SKILL/PERL/SHELL is an advantage.
• Strong communication skills for efficient delivery.
• Team player skills to work with geographically spread team members.
• Ability to create technical documentation and presentations.

Qualcomm offers world-class health benefits, programs to build financial security, resources for emotional/mental strength and resilience, and wellbeing programs to help employees unlock their full potential at home and at work.