RTL Design Sr Engineer, Lead

A leading technology innovator that pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation.
Backend
Senior Software Engineer
In-Person
6+ years of experience
Enterprise SaaS · Hardware

Description For RTL Design Sr Engineer, Lead

Qualcomm, a leading technology innovator, is seeking a Senior RTL Design Engineer to join their team in Bangalore. This role focuses on executing complete Front-End flow for IPs that create the foundation for various Qualcomm SOC product lines. The ideal candidate will have 6-10 years of experience in RTL Design and IP Development, with strong expertise in HDL/HVLs including Verilog and System Verilog.

As a Senior RTL Design Engineer, you'll be responsible for spec/requirement analysis, micro-architecture design, RTL coding, and quality checks. You'll work closely with cross-functional teams, particularly in DV (Design Verification), to ensure comprehensive coverage and quality. The role requires deep knowledge of ASIC development flow and protocols like AHB/APB.

Qualcomm offers an exceptional work environment where you'll collaborate with leading engineering and technology experts. The company provides comprehensive benefits including world-class health coverage, financial planning support, wellbeing programs, and continuous learning opportunities through tuition reimbursement and mentorship programs.

This position offers the opportunity to work on cutting-edge technology that impacts global connectivity and innovation. You'll be part of a team that values diversity, inclusion, and fosters a culture of continuous learning and growth. If you're passionate about RTL design and want to contribute to world-changing innovations, this role at Qualcomm could be your next career milestone.

Last updated 20 hours ago

Responsibilities For RTL Design Sr Engineer, Lead

  • Execute complete Front-End flow from spec to RTL design signoff for IPs
  • Spec/Requirement analysis, Micro-architecture, RTL design
  • Deliver quality RTL taking it through CDC, Lint, DC quality checks
  • Work with DV and analyze/sign-off coverage
  • Define Front-End/RTL methodologies to improve productivity

Requirements For RTL Design Sr Engineer, Lead

Java
Python
  • 6 to 10 years' experience on RTL Design for IP Development
  • Experience in complete Front-End Flow from spec to release process
  • Knowledge of HDL/HVLs: Verilog, System Verilog
  • UVM knowledge
  • Overall knowledge of ASIC development flow
  • Protocol knowledge: AHB/APB, (AXI is a plus)
  • Functional safety knowledge
  • Experience in scripting and automation
  • Bachelor's/Master's/PhD in Computer Science, Electrical/Electronics Engineering or related field

Benefits For RTL Design Sr Engineer, Lead

Medical Insurance
Dental Insurance
Vision Insurance
401k
Mental Health Assistance
Education Budget
  • World-class health coverage for employees and dependents
  • Financial planning and future security programs
  • Emotional/mental strength and resilience support
  • Wellbeing programs
  • Continuous learning and development programs
  • Tuition reimbursement
  • Mentorship opportunities

Interested in this job?

Jobs Related To Qualcomm RTL Design Sr Engineer, Lead

Engineer, Senior

Senior Engineer position at Qualcomm India focusing on systems testing, wireless technology, and quality assurance with comprehensive benefits and growth opportunities.

Graphics Software Engineer

Senior Graphics Software Engineer position at Qualcomm China focusing on GPU driver development and optimization for various graphics APIs.

Senior Customer Engineer - Enterprise Compute

Senior Customer Engineer position at Qualcomm focusing on Windows on Snapdragon platform support and enterprise computing solutions.

Sr Lead Engineer- Kernel Testing

Senior Lead Engineer position focusing on Linux kernel testing and embedded systems, requiring strong Python and C skills with 3+ years of experience.

Wifi MAC -Design Engineer

Senior Wifi MAC Design Engineer position at Qualcomm India, requiring 4+ years of ASIC/Processor design experience, focusing on advanced node implementation and team leadership.