Taro Logo

RTL Design Sr Engineer

Leading technology innovator developing cutting-edge semiconductor solutions and mobile technologies
Embedded
Senior Software Engineer
In-Person
5,000+ Employees
8+ years of experience
AI · Automotive · Enterprise SaaS
This job posting may no longer be active. You may be interested in these related jobs instead:

Description For RTL Design Sr Engineer

Qualcomm, a leading technology innovator, is seeking a Senior RTL Design Engineer to join their team in Bangalore. This role is crucial in developing foundation IPs for various Qualcomm SOC product lines. As a Hardware Engineer at Qualcomm, you'll be at the forefront of pushing technological boundaries, enabling next-generation experiences in digital transformation.

The position involves comprehensive front-end design responsibilities, from initial specifications to final RTL design signoff. You'll be working with cutting-edge electronic systems, focusing on digital design and verification. The role requires expertise in HDL/HVLs, particularly Verilog and System Verilog, with opportunities to work on advanced protocols like AHB/APB and AXI.

This is an excellent opportunity for an experienced engineer looking to make an impact in semiconductor design. You'll collaborate with cross-functional teams, contribute to methodology improvements, and work on projects that directly influence Qualcomm's world-class products. The role offers exposure to complete ASIC development flow and the chance to work with state-of-the-art design tools and processes.

The ideal candidate will bring 6-10 years of RTL design experience, strong technical skills in digital design, and a passion for innovation. You'll be part of a team that drives digital transformation and helps create a smarter, connected future for all. The position offers the opportunity to work on challenging projects while developing expertise in advanced semiconductor design techniques.

Last updated 3 months ago

Responsibilities For RTL Design Sr Engineer

  • Execute complete Front-End flow from spec to RTL design signoff for IPs
  • Perform Spec/Requirement analysis, Micro-architecture, RTL design
  • Deliver quality RTL through CDC, Lint, DC quality checks
  • Work with DV and analyze/sign-off coverage
  • Work with multiple cross functional teams
  • Define Front-End/RTL methodologies to improve productivity and reduce NRE

Requirements For RTL Design Sr Engineer

  • 6 to 10 years' experience on RTL Design for IP Development
  • Experience with complete Front-End Flow including spec understanding, requirement analysis, micro-architecture design
  • Proficiency in HDL/HVLs: Verilog, System Verilog
  • UVM knowledge
  • Knowledge of ASIC development flow
  • Protocol knowledge: AHB/APB (AXI is a plus)
  • Functional safety knowledge
  • Experience in scripting and automation

Interested in this job?