SR. IC PACKAGING TEST ENGINEER, SILICON TECHNOLOGY (STARLINK)

SpaceX is a company actively developing technologies to enable human life on Mars and deploying Starlink, the world's most advanced broadband internet system.
$130,000 - $180,000
Embedded
Senior Software Engineer
Contact Company
5,000+ Employees
7+ years of experience
Space · Telecommunications

Description For SR. IC PACKAGING TEST ENGINEER, SILICON TECHNOLOGY (STARLINK)

SpaceX, founded with the vision of exploring the stars, is seeking a Sr. IC Packaging Test Engineer for their Starlink project. This role is crucial in SpaceX's vertical integration efforts, bringing integrated circuit packaging and assembly in-house. The ideal candidate will have expertise in semiconductor packaging and wafer test, working closely with test equipment manufacturers and in-house chip & system designers.

Key responsibilities include:

  • Owning electrical test equipment definition for packaging and wafer level production testing
  • Creating automated test equipment (ATE) programs and test plans
  • Defining comprehensive testing requirements for product conformance
  • Implementing advanced testing solutions for SpaceX's next-generation products

The role requires a Bachelor's degree in electrical engineering or related field, with 5+ years of programming experience in C/C++/Visual/Python. Preferred qualifications include 7+ years of industry experience with microelectronics packaging development, expertise in developing digital, high-speed, and RF semiconductor test programs for production, and experience with wafer sort, probe card design, and custom socket design.

This position offers a competitive salary range of $130,000 - $180,000 per year, along with benefits including stock options, bonuses, comprehensive health coverage, 401(k), paid parental leave, and 3 weeks of paid vacation. Join SpaceX in their mission to make Starlink more affordable and accessible worldwide while pushing the boundaries of space exploration.

Last updated 11 days ago

Responsibilities For SR. IC PACKAGING TEST ENGINEER, SILICON TECHNOLOGY (STARLINK)

  • Own electrical test equipment definition for packaging and wafer level production testing
  • Bring-up of test equipment and test programs for mass manufacturing
  • Create automated test equipment (ATE) test programs and test plans
  • Define full and comprehensive testing requirements to ensure product conformance
  • Schematic and electrical review for all test equipment
  • Supplier test interface for implementing new features, cost, and productivity improvements
  • Implement advanced testing solutions for SpaceX next generation products

Requirements For SR. IC PACKAGING TEST ENGINEER, SILICON TECHNOLOGY (STARLINK)

Python
  • Bachelor's degree in electrical engineering, software, computer & systems, physics, or other applied engineering discipline
  • 5+ years of Programming experience in C/C++/Visual/Python
  • 7+ years industry experience with microelectronics packaging development (preferred)
  • Expertise in developing digital, high-speed and RF semiconductor test programs for production (preferred)
  • Strong RF test knowledge (preferred)
  • Experience with digital, high speed SERDES, RF, and mixed signal testing (preferred)
  • Wafer sort, wafer probe, probe card design and test experience (preferred)
  • Custom socket and wafer prober design and test experience (preferred)
  • Semiconductor functional and parametric test design and development (preferred)
  • Digital waveform and test plan programming development (preferred)
  • Ability to work extended hours or weekends as needed for mission critical deadlines
  • Must be a U.S. citizen, permanent resident, refugee, or asylee due to ITAR requirements

Benefits For SR. IC PACKAGING TEST ENGINEER, SILICON TECHNOLOGY (STARLINK)

Equity
Medical Insurance
Dental Insurance
Vision Insurance
401k
Parental Leave
  • Stock options
  • Employee Stock Purchase Plan
  • 401(k) retirement plan
  • Medical coverage
  • Vision coverage
  • Dental coverage
  • Short & long-term disability insurance
  • Life insurance
  • Paid parental leave
  • 3 weeks of paid vacation
  • 10 or more paid holidays per year
  • 5 days of sick leave per year (for exempt employees)
  • Potential discretionary bonuses

Interested in this job?

Jobs Related To SpaceX SR. IC PACKAGING TEST ENGINEER, SILICON TECHNOLOGY (STARLINK)

System Power Engineer, Ring Hardware

Ring is hiring a System Power Engineer to develop and test power solutions for next-generation Doorbell/Camera hardware, ensuring high product quality and driving continuous improvement.

Hardware Design Engineer, FireTV

Experienced Hardware Design Engineer needed for Amazon's FireTV team to lead hardware development and innovation.

Sr. System Software Engineer

Senior System Software Engineer role at Apple, focusing on home architecture and sensing, requiring iOS, C/C++, and Python expertise.

Display Silicon Digital Architect

Apple is hiring a Display Silicon Digital Architect to develop custom silicon for new display features and technologies.

Software Development Engineer - Core Sensors Architecture

Apple seeks a Software Development Engineer for Core Sensors Architecture to work on foundational software for iconic products.