Taro Logo

ASIC Design Engineer Interview Experience - Taiwan

May 1, 2018
Neutral ExperienceNo Offer

Process

I use LinkedIn to get interview opportunity. HR arrange interview time.I just joined first run. No response after interview. Manager and team member interview me.

I have no ideas for other process.

Questions

1.How to deal with multi-bit CDC

2.How to analyse timing for clock gating cell

3.Synthesis flow

Just for asking ASIC knowledge.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Marvell Technology ASIC Design Engineer role in Taiwan.

Success Rate

0%
Pass Rate

Marvell Technology's interview process for their ASIC Design Engineer roles in Taiwan is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive0%
Neutral100%
Negative0%

Candidates reported having mixed feelings for Marvell Technology's ASIC Design Engineer interview process in Taiwan.

Marvell Technology Work Experiences