Taro Logo

ASIC Design Engineer Interview Experience - Toronto, Canada

February 10, 2026
Positive ExperienceGot Offer

Process

2 stage interview with first interview to get to know the position and team.

2nd interview was ~1hr long with all technical questions:

  • Write a counter
  • Make a nand gate with muxes
  • Name some cdc/lint violations

Questions

Write verilog for a counter, make a nand gate with muxes

Was this helpful?

Interview Statistics

The following metrics were computed from 2 interview experiences for the Qualcomm ASIC Design Engineer role in Toronto, Ontario.

Success Rate

50%
Pass Rate

Qualcomm's interview process for their ASIC Design Engineer roles in Toronto, Ontario is fairly selective, failing a large portion of engineers who go through it.

Experience Rating

Positive50%
Neutral50%
Negative0%

Candidates reported having very good feelings for Qualcomm's ASIC Design Engineer interview process in Toronto, Ontario.

Qualcomm Work Experiences