Taro Logo

Design/Verification Engineer (NCG) Interview Experience

October 13, 2012
Neutral ExperienceNo Offer

Process

What is setup time and hold time?

Why do we need setup time?

Something about flip-flops.

Experience on resume.

What is the difference between blocking and non-blocking assignments?

Use non-blocking assignments to implement negative clock triggering SWAP in Verilog. Read the code.

Experience of teamwork.

Something about course projects.

Questions

Use non-blocking assignment to implement negative clock triggering SWAP in Verilog. Read the code.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Sandisk Design/Verification Engineer (NCG) role.

Success Rate

0%
Pass Rate

Sandisk's interview process for their Design/Verification Engineer (NCG) roles is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive0%
Neutral100%
Negative0%

Candidates reported having mixed feelings for Sandisk's Design/Verification Engineer (NCG) interview process.

Sandisk Work Experiences