ASIC DFT Engineer, Silicon
Description For ASIC DFT Engineer, Silicon
Join Google's Devices & Services team as an ASIC DFT Engineer, where you'll be part of a team developing custom silicon solutions that power Google's direct-to-consumer products. This role combines the best of Google AI, Software, and Hardware to create innovative experiences for users worldwide. You'll work closely with a team of Design for Testing (DFT) Engineers, RTL, and Physical Designer Engineers to push boundaries in hardware development.
The position involves working on complex subsystem level DFT scan and Memory Built-In Self Test architecture, handling multiple voltage and power domains. You'll be responsible for automating DFT flows through scripting and developing production-ready tests for Automatic Test Equipment flow. This role requires expertise in DFT methodologies, EDA tools, and various testing protocols including ATPG, BIST, and JTAG.
As part of Google's mission to organize the world's information and make it universally accessible, you'll contribute to research, design, and development of new technologies that make computing faster and more seamless. The role offers the opportunity to shape the next generation of hardware experiences, working on products that impact millions of users.
The ideal candidate will have strong technical skills in DFT methodologies, experience with EDA tools, and excellent scripting abilities in Python and TCL. You'll collaborate across teams, working with Design, Physical Design, and Static Timing Analysis teams to deliver high-quality solutions. This position offers the chance to be at the forefront of hardware innovation while working for one of the world's leading technology companies.
Responsibilities For ASIC DFT Engineer, Silicon
- Work on Subsystem level DFT scan, Memory Built-In Self Test (MBIST) architecture with multiple voltage, power domains
- Write basic scripts to automate the DFT flow
- Develop tests that can be used for production in the Automatic Test Equipment (ATE) flow
Requirements For ASIC DFT Engineer, Silicon
- Bachelor's degree in Electrical or Electronics Engineering, or equivalent practical experience
- 3 years of experience in DFT methodologies
- Experience with DFT Electronic Design Automation (EDA) tools like Tessent
- Experience with Automatic Test Pattern Generation (ATPG), Low Power designs, Built-In Self Test (BIST), Joint Test Action Group (JTAG), Internal Joint Test Action Group (IJTAG) tools and flow
- Experience architecting/developing DFT flows and methodologies
- Experience in collaborating with Design, Physical Design (PD) and Static Timing Analysis (STA) teams
- Excellent scripting skills in languages like Python and TCL
Benefits For ASIC DFT Engineer, Silicon
- Comprehensive health benefits including medical, vision, and dental insurance
- Equal employment opportunity
- Accommodations available for applicants with special needs
Jobs Related To Google ASIC DFT Engineer, Silicon
