Taro Logo

Digital Design Engineer, RTL

A global technology company that specializes in internet-related services and products.
Embedded
Mid-Level Software Engineer
In-Person
5,000+ Employees
3+ years of experience
Hardware

Description For Digital Design Engineer, RTL

Join Google's Platforms and Devices team as a Digital Design Engineer, RTL, where you'll be part of a team developing custom silicon solutions that power Google's direct-to-consumer products. This role combines hardware expertise with innovative design to create next-generation computing experiences. You'll work on implementing and integrating IP designs, collaborating with architecture teams to develop strategies that meet quality, schedule, and performance requirements. The position requires strong technical skills in RTL design, SoC integration, and cross-functional collaboration.

The role involves working with various aspects of chip design, from micro-architecture and coding in areas like memory compression and interconnects to ensuring quality through various validation processes. You'll be contributing to Google's hardware innovation, working on products that impact millions of users worldwide. The position offers the opportunity to work with cutting-edge technology while being part of a team that pushes the boundaries of hardware development.

As a Digital Design Engineer, you'll be responsible for both IP design and integration activities, requiring expertise in Verilog/System Verilog, ASIC design methodologies, and understanding of cross-domain validation. The role combines technical expertise with collaborative skills, as you'll work closely with various teams including verification, design for test, physical design, and software teams.

This position is ideal for someone who has experience with SoC design and silicon success, along with a strong understanding of modern chip design workflows and methodologies. You'll be part of Google's mission to create innovative hardware solutions while working in a collaborative environment that values technical excellence and creative problem-solving.

Last updated 17 minutes ago

Responsibilities For Digital Design Engineer, RTL

  • Work on both the IP design and integration activities including: plan tasks, support, hold code and design reviews, contribute on sub-system/chip-level integration
  • Interact closely with the architecture team and develop implementation strategies to meet quality, schedule, and power performance area for IPs
  • Interact with the subsystem team and plan System-on-Chip (SoC) milestones, plan quality checks as part of SoC milestones
  • Work with cross-functional teams of verification, design for test, physical design, emulation, and software to make design decisions

Requirements For Digital Design Engineer, RTL

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent practical experience
  • 3 years of experience with multiple SoCs with Silicon success
  • Experience with chip design flow

Interested in this job?

Jobs Related To Google Digital Design Engineer, RTL

ASIC RTL Design Engineer, Silicon

Design custom silicon solutions for Google's consumer products as an ASIC RTL Design Engineer, focusing on foundation and chassis IPs for Pixel SoCs.

GPU Silicon Architect

GPU Silicon Architect position at Google focusing on developing custom silicon solutions and GPU cores for Tensor System on Chip

System Performance and Architecture Engineer, Silicon

System Performance and Architecture Engineer position at Google, focusing on silicon design and optimization for compute-centric hardware IP blocks, requiring 3+ years of experience in computer architecture.

RTL Design Engineer, Core-IP

RTL Design Engineer position at Google, focusing on developing custom silicon solutions for audio and security IPs, requiring expertise in SystemVerilog and ASIC design methodologies.

ASIC Design for Testability Engineer, Silicon

ASIC Design for Testability Engineer position at Google focusing on DFT/DFD flows, silicon validation, and test architecture for custom silicon solutions.