Hardware Engineer, Wafer Process Integration, Quantum AI

Google is a global technology company working on quantum computing through its Quantum AI division.
Goleta, CA, USA
$122,000 - $178,000
Hardware
Mid-Level Software Engineer
In-Person
5,000+ Employees
6+ years of experience
AI
This job posting may no longer be active. You may be interested in these related jobs instead:
Silicon Design Verification Engineer, TPU, Google Cloud

Silicon Design Verification Engineer position at Google Cloud, focusing on TPU technology and AI/ML hardware acceleration, requiring 4 years of verification methodology experience.

TPU Architect, Silicon

TPU Architect position at Google, focusing on designing and optimizing Tensor Processing Units for AI acceleration, requiring expertise in computer architecture and machine learning.

Formal Verification Engineer, Silicon, Google Cloud

Formal Verification Engineer position at Google Cloud, focusing on ASIC design verification and implementation of formal verification methodologies for complex hardware systems.

TPU, Pre-Silicon Validation Engineer, Google Cloud

TPU Pre-Silicon Validation Engineer position at Google Cloud, focusing on hardware acceleration for AI/ML applications and TPU development.

Silicon Design Verification Engineer, TPU, Google Cloud

Silicon Design Verification Engineer position at Google Cloud, focusing on TPU technology and AI/ML hardware acceleration, requiring 4 years of verification methodology experience.

Description For Hardware Engineer, Wafer Process Integration, Quantum AI

Google Quantum AI is at the forefront of quantum computing innovation, working to build large-scale computers capable of complex, error-corrected computations. This Hardware Engineer role focuses on developing cutting-edge semiconductor fabrication processes for quantum devices. The position offers a unique opportunity to work in Google's quantum computing division, developing next-generation quantum devices and innovative fabrication techniques.

The role combines hands-on cleanroom experience with advanced semiconductor fabrication processes. You'll be responsible for developing multi-wafer 3D integrated processes, working with new materials, and managing fabrication equipment. The position requires expertise in semiconductor fabrication, including areas like lithography, deposition, and etching.

This is an excellent opportunity for someone with both theoretical knowledge and practical cleanroom experience. You'll work with state-of-the-art equipment and be responsible for developing and documenting new processes, as well as training others. The role offers competitive compensation, including a base salary range of $122,000-$178,000, plus bonus, equity, and benefits.

Google provides a collaborative environment where you'll work with talented engineers and scientists to advance quantum computing technology. The company is committed to diversity, equality, and creating an inclusive workplace. Located in Goleta, CA, you'll be part of a team pushing the boundaries of quantum computing technology.

The ideal candidate will have at least a Bachelor's degree, though a Master's is preferred, along with significant experience in semiconductor fabrication. This role offers the chance to be at the cutting edge of quantum computing development, working on technology that could revolutionize computing as we know it.

Last updated 4 months ago

Responsibilities For Hardware Engineer, Wafer Process Integration, Quantum AI

  • Fabricate Google's next generation quantum devices
  • Develop multi-wafer 3D integrated processes and TSVs (through Si vias)
  • Develop new materials for making quantum devices
  • Own certain fabrication equipment, including on-demand troubleshooting and process stability
  • Implement procedures, create clear documentation, and train technicians and engineers on production and development tool sets

Requirements For Hardware Engineer, Wafer Process Integration, Quantum AI

  • Bachelor's degree or equivalent practical experience
  • Experience developing and sustaining semiconductor fabrication processes in a cleanroom environment
  • Experience in one or more conventional wafer fabrication areas such as lithography, deposition, etch, photoresist strip, singulation, or metrology
  • Experience working in a cleanroom environment
  • Master's degree in related technical field (preferred)
  • 6 years of experience working in semiconductor device R&D or production environments (preferred)
  • Experience in MEMS device fabrication, 3D integration, and wafer level packaging (preferred)
  • Experience with etching, thin film, materials characterization, CAD tools, wafer level probing, failure analysis, and packaging (preferred)

Benefits For Hardware Engineer, Wafer Process Integration, Quantum AI

Medical Insurance
Dental Insurance
Vision Insurance
  • bonus
  • equity
  • benefits

Interested in this job?