Taro Logo

Physical Design CAD Engineer, Silicon

Google organizes the world's information and makes it universally accessible and useful, combining AI, Software, and Hardware to create helpful experiences.
Backend
Mid-Level Software Engineer
In-Person
5,000+ Employees
2+ years of experience
Enterprise SaaS · AI

Description For Physical Design CAD Engineer, Silicon

Google is seeking a Physical Design CAD Engineer to join their Hardware Testing Engineering team. This role is crucial in developing and maintaining the PDCAD flow for high-performance and low-power ASIC designs. As part of Google's custom-designed machine infrastructure, you'll work on cutting-edge equipment and contribute to one of the largest computing infrastructures globally.

The position involves working closely with design engineers to ensure hardware meets Google's quality and reliability standards. You'll be responsible for developing comprehensive ASIC RTL to GDS flows and supporting various aspects of the PDCAD process, including Synthesis, FV, VC LP & Extraction.

This is an excellent opportunity for someone with experience in physical design CAD and an interest in working with the latest technology process nodes. You'll be part of a team that combines Google's strengths in AI, Software, and Hardware to create innovative solutions that make computing faster, seamless, and more powerful.

The role offers the chance to work at Google's Bengaluru office, contributing to projects that directly impact Google's computing infrastructure. You'll be part of a company that values diversity, equality, and inclusion, with a strong commitment to creating a culture of belonging.

The ideal candidate will have at least 2 years of experience in physical design CAD, with preferred experience in the latest technology process nodes (3nm and below) and power optimization techniques. This position offers the opportunity to work on challenging technical problems while contributing to Google's mission of organizing the world's information and making it universally accessible and useful.

Last updated 11 minutes ago

Responsibilities For Physical Design CAD Engineer, Silicon

  • Develop all aspects of ASIC RTL to GDS (Graphic Data Stream) PDCAD flow for high performance and low power designs
  • Develop and support the PDCAD flow for Synthesis, FV, VC LP & Extraction

Requirements For Physical Design CAD Engineer, Silicon

  • Bachelor's degree or equivalent practical experience
  • 2 years of experience in physical design CAD
  • Experience in latest technology process nodes, 3nm and below (preferred)
  • Master's degree in Computer Science, Electrical Engineering, or related field (preferred)
  • Experience in power optimization techniques (preferred)

Benefits For Physical Design CAD Engineer, Silicon

Medical Insurance
Vision Insurance
Dental Insurance
Parental Leave
  • Equal employment opportunity
  • Inclusive work environment
  • Global collaboration opportunities

Interested in this job?

Jobs Related To Google Physical Design CAD Engineer, Silicon

Product Solutions Engineer, Payments Platform

Product Solutions Engineer position at Google focusing on payments platform integration, technical problem-solving, and partner support, requiring 4+ years of programming experience.

Application Engineer, ASCII, Supply Chain

Application Engineer position at Google focusing on Supply Chain and Enterprise systems, requiring 4+ years of experience in business application development and strong programming skills.

Technical Solutions Engineer, Database, Google Cloud

Technical Solutions Engineer position at Google Cloud, focusing on database technologies and customer support, requiring 2+ years of experience in technical support or software development.

Software Engineer III, Infrastructure, Core

Software Engineer III position at Google focusing on infrastructure and core systems development, offering competitive compensation and benefits.

Software Engineer, CPU Performance Modeling

Software Engineering role at Google focusing on CPU performance modeling and analysis, requiring expertise in C++ and system architecture.