Taro Logo

SOC Power Estimation Engineer

Google organizes the world's information and makes it universally accessible and useful, combining AI, Software, and Hardware to create helpful experiences.
Embedded
Mid-Level Software Engineer
In-Person
5,000+ Employees
3+ years of experience
Hardware

Description For SOC Power Estimation Engineer

Join Google's innovative hardware team as a SOC Power Estimation Engineer, where you'll be part of developing custom silicon solutions that power Google's direct-to-consumer products. This role offers an opportunity to work with cutting-edge power estimation techniques and tools while collaborating with architects, designers, and validation teams.

You'll be responsible for driving pre-silicon power estimation and analysis, developing methodologies for power estimation tools, and working closely with the Power team. Your work will directly impact the efficiency and performance of Google's hardware products used by millions worldwide.

The position requires expertise in low power RTL and physical design techniques, along with strong scripting abilities. You'll analyze power estimation reports, identify optimization opportunities, and influence both physical and architectural design aspects for power reduction. This role combines technical depth with collaborative teamwork, as you'll work with various teams to understand system requirements and incorporate them into power estimation methodologies.

Google's mission focuses on organizing world's information and making it universally accessible. As part of the team that combines Google's AI, Software, and Hardware capabilities, you'll contribute to creating radically helpful experiences. The role offers exposure to the latest power estimation techniques and the chance to innovate new approaches for ensuring pre-silicon power estimation correlates with post-silicon results.

The ideal candidate should have excellent problem-solving abilities, strong communication skills, and experience with SoC architecture and power management. You'll be part of Google's commitment to pushing boundaries in hardware development, working in an environment that values innovation and technical excellence.

Last updated 3 days ago

Responsibilities For SOC Power Estimation Engineer

  • Drive pre-silicon power estimation and analysis using power estimation tools both at Register-Transfer Level (RTL) and Netlist level
  • Develop methodologies around power estimation tools and incorporate best practices to improve the power estimation
  • Drive power estimation and what-if analysis for IPs and subsystems and drive closure of projections vs goal gaps
  • Analyze power estimation reports to identify power-saving opportunities
  • Collaborate with the Arch Design team to define scenarios and operating conditions

Requirements For SOC Power Estimation Engineer

Python
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience
  • 3 years of experience with low power RTL and physical design techniques
  • Experience with scripting languages (e.g., Python, Perl)
  • Experience in System on a Chip (SoC) architecture, power management architecture, clocking architecture
  • Experience with RTL level power estimation/analysis tools
  • Excellent problem-solving and investigative skills
  • Excellent communication and teamwork skills

Interested in this job?

Jobs Related To Google SOC Power Estimation Engineer

ASIC RTL Design Engineer, Silicon

Design custom silicon solutions for Google's consumer products as an ASIC RTL Design Engineer, focusing on foundation and chassis IPs for Pixel SoCs.

GPU Silicon Architect

GPU Silicon Architect position at Google focusing on developing custom silicon solutions and GPU cores for Tensor System on Chip

System Performance and Architecture Engineer, Silicon

System Performance and Architecture Engineer position at Google, focusing on silicon design and optimization for compute-centric hardware IP blocks, requiring 3+ years of experience in computer architecture.

RTL Design Engineer, Core-IP

RTL Design Engineer position at Google, focusing on developing custom silicon solutions for audio and security IPs, requiring expertise in SystemVerilog and ASIC design methodologies.

ASIC Design for Testability Engineer, Silicon

ASIC Design for Testability Engineer position at Google focusing on DFT/DFD flows, silicon validation, and test architecture for custom silicon solutions.