FPGA Verification Engineer

Hudson River Trading (HRT) brings a scientific approach to trading financial products, with one of the world's most sophisticated computing environments for research and development.
$150,000 - $200,000
Embedded
Senior Software Engineer
Contact Company
4+ years of experience
Finance

Description For FPGA Verification Engineer

Hudson River Trading (HRT) is seeking an experienced FPGA verification engineer to join their hardware team. The role involves creating ultra-low latency products for trading on global markets. The ideal candidate should be skilled in writing testbenches, building verification environments, and exercising complex hardware. This position is part of an innovative hardware team integral to HRT's trading success.

Key responsibilities include:

  • Creating testbenches and tests for FPGA platforms
  • Writing detailed verification plans
  • Quickly root-causing RTL bugs
  • Collaborating with designers for rapid project bringup and debugging
  • Managing regression and continuous integration infrastructure
  • Developing and improving open-source and internal tools

Qualifications:

  • Excellent debug and analytical skills
  • Strong background (4+ years) in RTL functional verification for FPGA or ASIC
  • Experience with code and functional coverage collection/analysis
  • Experience with Python
  • Comfortable in a Linux environment
  • Familiarity with Verilator and/or Cocotb preferred
  • Experience with networking protocols preferred
  • C++ experience is a plus
  • Bachelor's degree in Computer or Electrical Engineering or related field

HRT offers a competitive compensation package, including an annual base salary range of $150,000 to $200,000, potential sign-on and performance bonuses, and company-paid benefits. The company values diversity and maintains a culture of openness, transparency, and togetherness, encouraging great ideas from both veterans and new hires.

Last updated 7 days ago

Responsibilities For FPGA Verification Engineer

  • Creating testbenches and tests for our FPGA platform, leveraging an open source-based, highly flexible environment
  • Writing detailed verification plans
  • Quickly root-cause RTL bugs
  • Collaborating directly with designers for rapid bringup of new projects and debugging of existing designs
  • Managing regression and continuous integration infrastructure
  • Developing and improving open-source and internal tools

Requirements For FPGA Verification Engineer

Python
Linux
  • Excellent debug and analytical skills
  • Strong background (4+ years) in RTL functional verification for FPGA or ASIC
  • Experience with code and functional coverage collection/analysis
  • Experience with Python
  • Comfortable in a Linux environment
  • A bachelor's degree in Computer or Electrical Engineering or a related field

Benefits For FPGA Verification Engineer

Medical Insurance
  • Medical Insurance

Interested in this job?

Jobs Related To Hudson River Trading (HRT) FPGA Verification Engineer

System Power Engineer, Ring Hardware

Ring is hiring a System Power Engineer to develop and test power solutions for next-generation Doorbell/Camera hardware, ensuring high product quality and driving continuous improvement.

Hardware Design Engineer, FireTV

Experienced Hardware Design Engineer needed for Amazon's FireTV team to lead hardware development and innovation.

Sr. System Software Engineer

Senior System Software Engineer role at Apple, focusing on home architecture and sensing, requiring iOS, C/C++, and Python expertise.

Display Silicon Digital Architect

Apple is hiring a Display Silicon Digital Architect to develop custom silicon for new display features and technologies.

Software Development Engineer - Core Sensors Architecture

Apple seeks a Software Development Engineer for Core Sensors Architecture to work on foundational software for iconic products.