Taro Logo

Hardware Design Engineer – 2025 Grads

Hudson River Trading (HRT) brings a scientific approach to trading financial products. We have built one of the world's most sophisticated computing environments for research and development.
$175,000 - $250,000
Embedded
Entry-Level Software Engineer
In-Person
This job posting may no longer be active. You may be interested in these related jobs instead:
Engineer - Sensor

Entry-level embedded software engineering role at Qualcomm focusing on sensor technology development, requiring 1+ years of experience in embedded systems and C programming.

Digital SOC Product Development and Test Engineer (integration)

Join Qualcomm as a Digital SOC Product Development and Test Engineer to develop test solutions for mobile SoC chips, combining hardware and software expertise in Singapore.

R&D Engineer Adv Tech Dev 1

Entry-level R&D Engineer position at Broadcom focusing on advanced node silicon chip design and packaging, offering competitive salary and comprehensive benefits.

ASIC RTL Design Engineer

ASIC RTL Design Engineer position at Google, focusing on custom silicon development for consumer products, requiring expertise in RTL design, SystemVerilog, and ASIC methodology.

CPU Frontend Design Engineer, Google Cloud, University Graduate

Entry-level CPU Frontend Design Engineer position at Google Cloud, focusing on CPU development and microarchitecture design for server System on Chip (SoC) products.

Description For Hardware Design Engineer – 2025 Grads

Hudson River Trading (HRT) is seeking a Hardware Design Engineer for their 2025 graduate program. In this role, you'll work with cutting-edge technology within our distributed trading system, identifying efficient ways to perform on-the-fly transformations of market data and implement mathematical models. You'll be part of a team that builds custom, high-performance hardware in FPGA and ASIC technologies to support our global trading infrastructure.

Key Responsibilities:

  • Craft sophisticated digital logic solutions with nanosecond precision
  • Work on cutting-edge technology within our distributed trading system
  • Identify efficient ways to perform on-the-fly transformations of market data
  • Implement mathematical models

Qualifications:

  • Full-time undergraduate student studying computer science, computer engineering, electrical engineering, or a related field
  • Proficiency in SystemVerilog
  • Understanding of FPGA and/or ASIC design flows and tools
  • Excellent digital logic design, optimization, debugging, and problem-solving skills
  • Knowledge of computer architecture and network communication protocols
  • Familiarity with C++ and/or Python
  • Familiarity with Linux operating systems and system/processor performance
  • Previous internship experience in digital logic design

Ideal Candidate Profile:

  • Passionate about coding, tinkering, and exploring hardware-related topics
  • Thrives in a highly collaborative team environment
  • Able to describe hardware designs at various levels (high-level interface to low-level algorithm/circuit)
  • Quick at analyzing and fixing problems
  • Enjoys working with challenging peers who push for excellence

HRT offers a competitive compensation package, including:

  • Annual base salary range of $175,000 to $250,000
  • Sign-on and discretionary performance bonuses
  • Company-paid medical and/or other benefits

HRT values diversity and welcomes applications from candidates of all backgrounds. The company has a culture that celebrates great ideas, embraces togetherness, and promotes continuous learning and innovation.

Last updated 9 months ago

Responsibilities For Hardware Design Engineer – 2025 Grads

  • Craft sophisticated digital logic solutions with nanosecond precision
  • Work on cutting-edge technology within our distributed trading system
  • Identify efficient ways to perform on-the-fly transformations of market data
  • Implement mathematical models

Requirements For Hardware Design Engineer – 2025 Grads

Python
Linux
  • Full-time undergraduate student studying computer science, computer engineering, electrical engineering, or a related field
  • Proficiency in SystemVerilog
  • Understanding of FPGA and/or ASIC design flows and tools
  • Excellent digital logic design, optimization, debugging, and problem-solving skills
  • Knowledge of computer architecture and network communication protocols
  • Familiarity with C++ and/or Python
  • Familiarity with Linux operating systems and system/processor performance
  • Previous internship experience in digital logic design

Benefits For Hardware Design Engineer – 2025 Grads

Medical Insurance
  • Competitive base salary
  • Sign-on bonus
  • Performance bonus
  • Medical insurance
  • Other company-paid benefits

Interested in this job?