Taro Logo

Senior ASIC Design Verification Engineer (Security Group)

A leading technology innovator that pushes boundaries to enable next generation experiences and drives digital transformation for a smarter, connected future.
$140,000 - $210,000
Backend
Senior Software Engineer
In-Person
5,000+ Employees
4+ years of experience
AI · Enterprise SaaS

Description For Senior ASIC Design Verification Engineer (Security Group)

Qualcomm Technologies, Inc. is seeking a Senior ASIC Design Verification Engineer to join their Security Group. This role represents an exciting opportunity to work with one of the world's leading technology innovators in semiconductor design and verification.

The position involves working on cutting-edge security-related ASIC verification projects, where you'll be responsible for planning, designing, and implementing comprehensive verification strategies for complex digital systems. As a senior member of the team, you'll collaborate with chip architects and cross-functional teams to validate core and sub-system level micro-architectures.

Key responsibilities include developing detailed test and coverage plans, creating scalable verification methodologies, and implementing robust verification environments. You'll work with various protocols including APB/AXI/SPI, and need to understand complex systems including memory organization, fault-tolerant design, and error correction schemes.

The role offers competitive compensation ranging from $140,000 to $210,000 annually, plus additional benefits including annual bonuses, RSU grants, and comprehensive health coverage. Qualcomm provides a collaborative environment where you'll work alongside industry experts and contribute to world-changing innovations.

The ideal candidate will bring 4+ years of ASIC verification experience, strong knowledge of verification methodologies (SV/UVM), and expertise in processor architectures. Experience with cryptographic algorithms is preferred, making this role particularly suitable for those interested in security-focused hardware design.

This position offers excellent growth opportunities within Qualcomm's innovative environment, where you'll be at the forefront of developing next-generation secure hardware solutions. The role combines technical challenge with the stability of working for a global technology leader, making it an excellent opportunity for experienced verification engineers looking to advance their careers in hardware security.

Last updated 3 days ago

Responsibilities For Senior ASIC Design Verification Engineer (Security Group)

  • Work with subsystem and SOC Architects to understand concepts and high-level system requirements
  • Develop detailed Test and Coverage plans based on Architecture and Micro-architecture
  • Develop Verification Methodology ensuring scalability and portability
  • Develop Verification environment including stimulus, checkers, monitors assertions, and coverpoints
  • Execute Verification Plans including Design Bring-up and Debug
  • Track and report DV progress using metrics including Bugs and Coverage

Requirements For Senior ASIC Design Verification Engineer (Security Group)

Python
  • Bachelor's degree in Science, Engineering + 4 years experience, or Master's + 3 years, or PhD + 2 years
  • Deep knowledge of APB/AXI/SPI protocols and cross-clock domains
  • Solid understanding of memory organization and fault-tolerant design
  • Experience in writing Testplans, Testbenches, Transactors and Assembly code
  • Knowledge of Verification Methodologies and Tools
  • Understanding of UNIX commands and Python/Perl scripting
  • Experience with ARM-based or RISC-V based processors

Benefits For Senior ASIC Design Verification Engineer (Security Group)

Medical Insurance
401k
Equity
  • Competitive annual discretionary bonus program
  • Annual RSU grants
  • Comprehensive health coverage
  • Financial planning support
  • Emotional/mental health support
  • Wellbeing programs

Interested in this job?

Jobs Related To Qualcomm Senior ASIC Design Verification Engineer (Security Group)