Taro Logo

Testing Logic Fills Chip

Senior ASIC Design Engineer
Current Employee
Has worked at Intel for less than 1 year
February 9, 2016
Irvine, California
3.0
RecommendsNeutral OutlookApproves of CEO
Pros

80% of logic inside the chip is for testing the chip itself.

Cons

Chips get full fast with junk logic.

Advice to Management

Use external means

Was this helpful?

Intel Interview Experiences