Graphics Power Analysis & Optimization Engineer

A leading technology company that designs and manufactures consumer electronics, software, and services.
$166,600 - $296,300
Embedded
Staff Software Engineer
In-Person
5,000+ Employees
10+ years of experience
Hardware

Description For Graphics Power Analysis & Optimization Engineer

Apple is seeking a talented and creative Graphics Power Analysis & Optimization Engineer to join their Silicon Technologies group. This role is crucial in designing and manufacturing next-generation, high-performance, power-efficient processors and system-on-chip (SoC) solutions.

The position focuses on supporting the power activity of Apple's best-in-class GPU development. The successful candidate will work on creating power estimations, analyzing GPU workloads, implementing optimizations, and developing efficient power analysis workflows.

Key responsibilities include architectural power analysis, RTL and gate-level optimization, workload analysis for power reduction, and development of power analysis methodologies. The role requires strong analytical skills and background in power, micro-architecture, and scripting.

The position offers a competitive base pay range of $166,600 to $296,300, along with comprehensive benefits including medical and dental coverage, retirement benefits, stock programs, and educational reimbursement opportunities. Apple employees can participate in discretionary restricted stock unit awards and purchase Apple stock at a discount through the Employee Stock Purchase Plan.

This is an excellent opportunity for an experienced engineer to contribute to Apple's cutting-edge GPU technology while working with a team dedicated to creating the technology that powers Apple's beloved devices. The role combines technical expertise with creative problem-solving to ensure Apple products maintain their reputation for exceptional performance and efficiency.

Last updated a few seconds ago

Responsibilities For Graphics Power Analysis & Optimization Engineer

  • Create early power estimation, power targets and perform what-if analysis at architectural evaluation stage
  • Support RTL and gate-level power rollup and analysis
  • Analyze various GPU workloads to identify power reduction opportunities
  • Evaluate and implement power optimizations in both RTL and gates
  • Identify the best power sign-off tests to improve power analysis coverage
  • Develop flows & heuristics to accelerate power triage on large power data sets

Requirements For Graphics Power Analysis & Optimization Engineer

Python
  • Experience with low power microarchitecture and implementation
  • Experience with scripting in Python
  • Experience with PowerArtist and/or PTPX
  • BS degree and minimum of 10+ years of relevant experience

Benefits For Graphics Power Analysis & Optimization Engineer

Medical Insurance
Dental Insurance
Vision Insurance
401k
Equity
Education Budget
  • Medical Insurance
  • Dental Insurance
  • Vision Insurance
  • 401k
  • Equity
  • Education Budget

Interested in this job?

Jobs Related To Apple Graphics Power Analysis & Optimization Engineer

Inductive Power Transfer DSP Architect (Wireless Power)

Senior DSP architect position at Apple focusing on wireless charging technology, requiring 10+ years experience in digital signal processing and communication systems.

SoC Firmware Engineer

SoC Firmware Engineer position at Apple, developing embedded software and drivers for Apple's premier SoCs, requiring 10+ years of experience in firmware development.

Image Sensor Architect – Camera Hardware

Senior hardware engineering role focusing on image sensor architecture and camera systems development at Apple in Irvine, CA.

Wireless MAC Design Engineer

Senior hardware engineering role at Apple focusing on wireless MAC design and implementation, requiring 10+ years of experience in digital logic design and ASIC development.

Optical Sensing ASIC Architect (EE)

Senior ASIC Architect role at Apple, focusing on optical sensing technologies for consumer electronics. Requires 10+ years experience in IC design.