Broadcom, a global leader in semiconductor and infrastructure software solutions, is seeking a Senior STA Engineer to join their team in San Jose. This role offers an exciting opportunity to work on cutting-edge ASIC products for next-generation optical and electrical data center connectivity solutions. The position requires extensive experience in ASIC Design Verification, with responsibilities spanning from timing constraint development to clock tree optimization.
The ideal candidate will bring 8+ years of experience (with BS) or 6+ years (with MS) in ASIC Design Verification, demonstrating expertise in static timing analysis, constraint development, and synthesis tools. You'll be working with advanced technology nodes and complex silicon designs, utilizing industry-standard tools like PrimeTime and Tempus.
This role offers a competitive compensation package ranging from $119,000 to $190,000 annually, plus discretionary bonuses and equity awards. Broadcom provides comprehensive benefits including medical, dental, and vision insurance, 401(k) matching, ESPP, and various leave benefits.
Join a dynamic team where your expertise in timing analysis, constraint development, and ASIC design flows will directly impact the development of next-generation connectivity solutions. This is an excellent opportunity for a seasoned professional looking to work with cutting-edge technology while contributing to innovative solutions in data center connectivity.