ASIC RTL Integration Engineer

Google organizes the world's information and makes it universally accessible and useful, combining AI, Software, and Hardware to create helpful experiences.
Embedded
Staff Software Engineer
In-Person
5,000+ Employees
8+ years of experience
Enterprise SaaS · Hardware

Description For ASIC RTL Integration Engineer

Google is seeking an experienced ASIC RTL Integration Engineer to join their hardware team, focusing on developing custom silicon solutions that power Google's direct-to-consumer products. This role combines technical leadership with hands-on engineering work in high-performance chip design.

The position requires deep expertise in ASIC design, particularly in areas such as multi-power domains, clocking, and system-on-chip integration. You'll be working at the intersection of hardware and software, contributing to products that impact millions of users worldwide. The role involves leading a team while maintaining strong technical involvement in complex feature development.

As an ASIC RTL Integration Engineer at Google, you'll be part of a team that pushes the boundaries of hardware innovation. You'll work closely with various teams including architecture, verification, design for test, physical design, and software teams. Your work will directly influence the next generation of Google's hardware experiences, focusing on performance, efficiency, and integration.

The ideal candidate brings both technical depth in ASIC design and the ability to lead and collaborate across teams. You'll be responsible for making critical design decisions that affect product quality, schedule, and performance metrics. This role offers the opportunity to work on cutting-edge technology while being part of Google's mission to organize the world's information and make it universally accessible and useful.

Google offers a collaborative environment where you'll work with top talent in the industry, contributing to products that combine the best of Google AI, Software, and Hardware. The position provides an excellent opportunity for career growth while working on innovative hardware solutions that shape the future of computing.

Last updated 19 hours ago

Responsibilities For ASIC RTL Integration Engineer

  • Lead a team of ASIC RTL engineers on sub-system and chip-level Integration activities including plan tasks, hold code and design reviews, code development of complex features
  • Interact closely with architecture team and develop implementation strategies to meet quality, schedule and Performance, Power, Area (PPA) for sub-system/chip-level integration
  • Work closely with the cross-functional team of Verification, Design for Test, Physical Design and Software teams to make design decisions and represent project status throughout the development process

Requirements For ASIC RTL Integration Engineer

  • Bachelor's degree in Electrical Engineering or Computer Science, or equivalent practical experience
  • 8 years of experience in high-performance design, multi-power domains with clocking
  • Experience in multiple SoCs with silicon success
  • Experience with Verilog or System Verilog language

Interested in this job?

Jobs Related To Google ASIC RTL Integration Engineer

Staff Coherent Memory System Architect, Silicon

Staff-level hardware architecture role at Google focusing on coherent memory system design for consumer SoCs, requiring 8+ years of microarchitecture experience.

Network Architect, Hardware, Google Public Sector

Senior hardware architecture role at Google Public Sector, focusing on network solutions and ASIC design for government and educational institutions.

Micro-display CMOS Backplane Architect

Lead the development of next-generation microdisplay solutions at Google, architecting CMOS backplanes for AR systems with focus on high-performance display technology.

Staff Silicon System Architect

Staff Silicon System Architect position at Google, focusing on custom silicon solutions and Tensor SoC architecture, offering $183K-$271K base salary plus benefits.

ASIC Platform Software Architect, Silicon

Lead ASIC platform software architecture for Google's custom silicon solutions, bridging hardware and software requirements for consumer products.