CPU RTL Design Engineer, University Graduate

A technology company that organizes the world's information and makes it universally accessible and useful.
Mountain View, CA, USAPoughkeepsie, NY, USAPortland, OR, USA
$113,000 - $161,000
Embedded
Entry-Level Software Engineer
In-Person
5,000+ Employees
AI · Enterprise SaaS

Description For CPU RTL Design Engineer, University Graduate

Google is seeking a CPU RTL Design Engineer to join their hardware team, focusing on developing custom silicon solutions for Google's direct-to-consumer products. This entry-level position combines Google's expertise in AI, Software, and Hardware to create innovative computing experiences. The role involves working on CPU frontend designs and microarchitecture for next-generation processors.

The ideal candidate will contribute to performance enhancement features, collaborate with Architects and Performance teams for trade-off studies, and deliver designs meeting Power, Performance and Area (PPA) goals. You'll work with both Functional Verification and Physical Design teams to ensure production quality and meet technical objectives.

This position offers an excellent opportunity to work at one of the world's leading technology companies, with competitive compensation including a base salary range of $113,000-$161,000, plus bonus, equity, and comprehensive benefits. The role is available in several key tech hubs including Mountain View, CA; Poughkeepsie, NY; Portland, OR; and Austin, TX.

The position requires expertise in digital logic design, RTL concepts, and experience with Verilog or SystemVerilog. Knowledge of modern processor microarchitecture and programming languages like C, C++, and Python is highly valued. This role is perfect for recent graduates with a strong foundation in computer engineering who want to make an impact on Google's hardware future.

Last updated 10 days ago

Responsibilities For CPU RTL Design Engineer, University Graduate

  • Contribute to CPU frontend designs, emphasizing on microarchitecture and RTL design for the next generation CPU
  • Propose performance enhancing microarchitecture features with efficiency in mind
  • Deliver designs meeting Power, Performance and Area (PPA) goals with production quality
  • Become familiar with techniques for at least one processor functional block
  • Work closely with the Functional Verification team and Physical Design team

Requirements For CPU RTL Design Engineer, University Graduate

Python
Linux
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science or equivalent practical experience
  • Experience with digital logic design principles, RTL design concepts, and use of Verilog or SystemVerilog
  • Experience with microprocessor architecture through coursework, internship, or industry

Benefits For CPU RTL Design Engineer, University Graduate

Medical Insurance
Equity
  • Bonus
  • Equity
  • Medical Insurance
  • Benefits package

Interested in this job?

Jobs Related To Google CPU RTL Design Engineer, University Graduate

Software Developer, Pixel Watch, System Software

Software Developer position at Google focusing on Pixel Watch system software development, requiring embedded systems expertise and programming skills.

ASIC RTL Design Engineer

ASIC RTL Design Engineer position at Google, focusing on custom silicon development and hardware innovation for consumer products.

Application-Specific Integrated Circuit (ASIC) Design Verification Engineer

ASIC Design Verification Engineer position at Google, focusing on verifying digital systems and developing verification methodologies for custom silicon solutions.

ASIC RTL Design Engineer

ASIC RTL Design Engineer position at Google, focusing on custom silicon solutions development and hardware innovation for consumer products.

CPU Frontend Design Engineer, Google Cloud, University Graduate

Entry-level CPU Frontend Design Engineer position at Google Cloud, focusing on CPU development and RTL design for server Systems on Chip, suitable for university graduates with hardware engineering background.