Lead CPU RTL Engineer, Silicon

Google organizes the world's information and makes it universally accessible and useful, combining AI, Software, and Hardware to create helpful experiences.
Poughkeepsie, NY, USAAustin, TX, USAMountain View, CA, USA
$183,000 - $271,000
Embedded
Staff Software Engineer
In-Person
5,000+ Employees
8+ years of experience
Hardware

Description For Lead CPU RTL Engineer, Silicon

Google is seeking a Lead CPU RTL Engineer to join their Silicon team, working on custom silicon solutions that power Google's direct-to-consumer products. This role combines hardware engineering expertise with Google's cutting-edge technology to develop next-generation processor architectures. The position requires deep expertise in CPU microarchitecture and RTL design, with a focus on creating efficient, high-performance solutions.

The role involves working with cross-functional teams to design and implement CPU frontend architectures, optimize performance and power efficiency, and deliver production-quality designs. The successful candidate will contribute to innovative processor designs that will impact millions of users worldwide through Google's hardware products.

This is an excellent opportunity for an experienced hardware engineer looking to work on cutting-edge processor technology at one of the world's leading technology companies. The position offers competitive compensation, including base salary, bonus, equity, and comprehensive benefits. The role requires a combination of technical expertise, leadership skills, and the ability to collaborate effectively with various teams to drive processor development projects to completion.

Google's commitment to innovation in hardware, combined with their resources and scale, makes this an exciting opportunity for someone passionate about CPU design and next-generation computing solutions. The role offers the chance to work on challenging technical problems while contributing to products that will shape the future of Google's hardware ecosystem.

Last updated 5 hours ago

Responsibilities For Lead CPU RTL Engineer, Silicon

  • Contribute to CPU frontend designs, emphasizing on microarchitecture and RTL design for the next generation CPU
  • Propose performance enhancing microarchitecture features with efficiency in mind
  • Work with architects and performance teams for trade-off studies
  • Deliver designs meeting Power, performance and area (PPA) goals with production quality
  • Become familiar with state-of-the-art techniques for at least one processor functional block

Requirements For Lead CPU RTL Engineer, Silicon

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience
  • 8 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog
  • Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques

Benefits For Lead CPU RTL Engineer, Silicon

Medical Insurance
Equity
401k
  • Medical Insurance
  • Equity
  • 401k

Interested in this job?

Jobs Related To Google Lead CPU RTL Engineer, Silicon

Lead CPU RTL Engineer, Silicon

Lead CPU RTL Engineer position at Google focusing on CPU frontend designs and microarchitecture for next-generation processors.

ASIC Platform Software Architect, Silicon

Senior technical role combining software architecture expertise with ASIC hardware design to develop next-generation consumer electronics at Google.

Lead CPU RTL Engineer, Silicon

Lead CPU RTL Engineer position at Google focusing on CPU frontend designs and microarchitecture for next-generation processors.

Senior GPU System Architect

Senior GPU System Architect position at Google, focusing on developing custom silicon solutions and GPU architecture for Tensor SOC, requiring 5+ years of computer architecture experience.

ASIC Power Management Architect, Silicon

ASIC Power Management Architect position at Google, focusing on developing custom silicon solutions and power management architectures for consumer products.