Lead CPU RTL Engineer, Silicon

Google organizes the world's information and makes it universally accessible and useful, combining AI, Software, and Hardware to create helpful experiences.
Poughkeepsie, NY, USAAustin, TX, USAMountain View, CA, USA
$183,000 - $271,000
Embedded
Staff Software Engineer
In-Person
5,000+ Employees
8+ years of experience
AI · Enterprise SaaS · Hardware

Description For Lead CPU RTL Engineer, Silicon

Google is seeking a Lead CPU RTL Engineer to join their Silicon team, working on cutting-edge processor development that powers Google's direct-to-consumer products. This role combines advanced hardware engineering with Google's innovative approach to technology, focusing on creating solutions that impact millions of users worldwide.

The position requires deep expertise in digital logic design and RTL concepts, with a focus on CPU frontend designs and microarchitecture. You'll be responsible for developing next-generation CPU architectures, optimizing for performance, power efficiency, and area constraints. The role involves close collaboration with architects and performance teams to evaluate and implement architectural improvements.

As a Lead CPU RTL Engineer, you'll be working at Google's hardware division, which combines AI, Software, and Hardware to create groundbreaking user experiences. The role offers competitive compensation ($183,000-$271,000 + bonus + equity) and the opportunity to work in several major tech hubs including Poughkeepsie, Austin, Mountain View, or Portland.

The ideal candidate will have at least 8 years of experience with digital logic design principles and RTL design concepts, with proficiency in Verilog or SystemVerilog. You should be comfortable with logic synthesis techniques and low-power design methodologies. A background in computer architecture and advanced degree holders are particularly valued.

This is an excellent opportunity for experienced hardware engineers looking to make a significant impact on Google's hardware ecosystem, working with cutting-edge technology and contributing to products used by millions of people globally. The role offers the chance to work with industry-leading experts and shape the future of Google's custom silicon solutions.

Last updated 7 hours ago

Responsibilities For Lead CPU RTL Engineer, Silicon

  • Contribute to CPU frontend designs, emphasizing on microarchitecture and RTL design for the next generation CPU
  • Propose performance enhancing microarchitecture features with efficiency in mind
  • Work with architects and performance teams for trade-off studies
  • Deliver designs meeting Power, performance and area (PPA) goals with production quality
  • Become familiar with state-of-the-art techniques for at least one processor functional block

Requirements For Lead CPU RTL Engineer, Silicon

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience
  • 8 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog
  • Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques

Benefits For Lead CPU RTL Engineer, Silicon

Medical Insurance
Equity
401k
  • Medical Insurance
  • Equity
  • 401k

Interested in this job?

Jobs Related To Google Lead CPU RTL Engineer, Silicon

ASIC Platform Software Architect, Silicon

Senior technical role combining software architecture expertise with ASIC hardware design to develop next-generation consumer electronics at Google.

Lead CPU RTL Engineer, Silicon

Lead CPU RTL Engineer position at Google focusing on CPU frontend designs and microarchitecture for next-generation processors.

Lead CPU RTL Engineer, Silicon

Lead CPU RTL Engineer position at Google, focusing on custom silicon solutions and next-generation processor design for consumer products.

Senior GPU System Architect

Senior GPU System Architect position at Google, focusing on developing custom silicon solutions and GPU architecture for Tensor SOC, requiring 5+ years of computer architecture experience.

ASIC Power Management Architect, Silicon

ASIC Power Management Architect position at Google, focusing on developing custom silicon solutions and power management architectures for consumer products.