Network Register Transfer Level Design Engineer, Google Cloud

Google is a global technology company that designs and develops cloud computing, search, software, and hardware solutions.
Embedded
Staff Software Engineer
In-Person
5,000+ Employees
8+ years of experience
AI · Enterprise SaaS · Cloud

Description For Network Register Transfer Level Design Engineer, Google Cloud

Join Google's ML, Systems, & Cloud AI (MSCA) organization as a Network Register Transfer Level Design Engineer, where you'll be instrumental in developing custom silicon solutions that power Google's data center infrastructure. This role combines hardware expertise with networking knowledge, focusing on developing Application-Specific Integrated Circuits (ASICs) to accelerate networking in data centers. You'll be responsible for everything from project definition to implementation, working on next-generation data center accelerators and performing performance analysis for end-to-end networking stacks. The position requires deep knowledge of RDMA-based transports and involves collaboration with cross-functional teams to develop cutting-edge networking solutions. This is an opportunity to impact Google's global infrastructure, working on projects that affect billions of users worldwide through Google's services and Cloud platform. The role offers the chance to work with state-of-the-art technology while contributing to the future of hyperscale computing and data center networking.

Last updated 18 hours ago

Responsibilities For Network Register Transfer Level Design Engineer, Google Cloud

  • Participate in evaluation of future ASIC designs and general architecture for executing Google's data center networking roadmap
  • Collaborate to develop new layer protocols for data center networking
  • Understand how everything interacts with software and other ASIC subsystems to implement data center networks
  • Define performance hardware/software interfaces. Write micro-architecture and design specifications
  • Define efficient micro-architecture and block partitioning/interfaces and flows

Requirements For Network Register Transfer Level Design Engineer, Google Cloud

Python
Go
  • Bachelor's degree or equivalent practical experience
  • 8 years of experience architecting networking ASICs from specification to production
  • Experience working with design networking like: RDMA and or packet processing and system design principles
  • Experience developing Register Transfer Level (RTL) for ASIC subsystems
  • Experience in Cross-functional, micro-architecture, design, verification, logic synthesis, and timing closure

Interested in this job?

Jobs Related To Google Network Register Transfer Level Design Engineer, Google Cloud

Staff Coherent Memory System Architect, Silicon

Staff-level hardware architecture role at Google focusing on coherent memory system design for consumer SoCs, requiring 8+ years of microarchitecture experience.

Network Architect, Hardware, Google Public Sector

Senior hardware architecture role at Google Public Sector, focusing on network solutions and ASIC design for government and educational institutions.

Micro-display CMOS Backplane Architect

Lead the development of next-generation microdisplay solutions at Google, architecting CMOS backplanes for AR systems with focus on high-performance display technology.

Staff Silicon System Architect

Staff Silicon System Architect position at Google, focusing on custom silicon solutions and Tensor SoC architecture, offering $183K-$271K base salary plus benefits.

ASIC Platform Software Architect, Silicon

Lead ASIC platform software architecture for Google's custom silicon solutions, bridging hardware and software requirements for consumer products.