SOC Power Estimation Engineer

A technology company that organizes the world's information and makes it universally accessible and useful.
Embedded
Mid-Level Software Engineer
In-Person
5,000+ Employees
3+ years of experience
AI · Hardware

Description For SOC Power Estimation Engineer

Join Google's innovative hardware team as a SOC Power Estimation Engineer, where you'll be at the forefront of developing custom silicon solutions that power Google's direct-to-consumer products. This role offers an exciting opportunity to work with the Power team, staying current with the latest power estimation techniques and tools while innovating new approaches to ensure pre-silicon power estimation correlates with post-silicon results.

You'll collaborate closely with Architects, Designers, and the Validation team to understand system requirements and incorporate them into power estimation methodologies. This position is crucial in Google's mission to create radically helpful experiences by combining the best of Google AI, Software, and Hardware.

As part of Google's hardware development team, you'll contribute to making computing faster, seamless, and more powerful. Your work will directly impact the development of new technologies that aim to make people's lives better through technology. The role requires expertise in low power RTL, physical design techniques, and scripting languages, with a focus on power estimation and analysis at both RTL and Netlist levels.

This is an excellent opportunity for someone passionate about hardware optimization and power efficiency, offering the chance to work on cutting-edge technology that impacts millions of users worldwide. You'll be part of a team that values innovation, collaboration, and technical excellence, while contributing to the next generation of Google's hardware experiences.

Last updated 9 minutes ago

Responsibilities For SOC Power Estimation Engineer

  • Drive pre-silicon power estimation and analysis using power estimation tools both at Register-Transfer Level (RTL) and Netlist level
  • Develop methodologies around power estimation tools and incorporate best practices to improve the power estimation
  • Drive power estimation and what-if analysis for IPs and subsystems and drive closure of projections vs goal gaps
  • Analyze power estimation reports to identify power-saving opportunities
  • Collaborate with the Arch Design team to define scenarios and operating conditions

Requirements For SOC Power Estimation Engineer

Python
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience
  • 3 years of experience with low power RTL and physical design techniques
  • Experience with scripting languages (e.g., Python, Perl)
  • Experience in System on a Chip (SoC) architecture, power management architecture, clocking architecture
  • Experience with RTL level power estimation/analysis tools
  • Excellent problem-solving and investigative skills
  • Excellent communication and teamwork skills

Benefits For SOC Power Estimation Engineer

Medical Insurance
Dental Insurance
Vision Insurance
401k
Parental Leave
  • Comprehensive health benefits
  • Retirement benefits
  • Parental leave

Interested in this job?

Jobs Related To Google SOC Power Estimation Engineer

SoC and IP Design Engineer, Google Cloud

Design and develop custom silicon solutions for Google Cloud's infrastructure as a SoC and IP Design Engineer, focusing on RTL development and system architecture.

ASIC Design Verification Engineer, Devices and Services

ASIC Design Verification Engineer role at Google focusing on custom silicon solutions for consumer products, requiring expertise in digital logic verification and SystemVerilog.

SoC Design/Integration Engineer, Silicon, Google Cloud

Design and integrate SoC components for Google Cloud infrastructure, focusing on ASIC development and system optimization while working with cutting-edge technology.

Silicon Subsystems RTL Design Engineer, Google Cloud

Design and develop cutting-edge TPU technology for AI/ML hardware acceleration at Google Cloud, focusing on ASIC development and subsystem design.

System Performance and Architecture Engineer, Silicon

System Performance and Architecture Engineer position at Google, focusing on silicon development and optimization for compute systems including GPUs and TPUs.