ASIC Engineer, Design Verification

Meta builds technologies that help people connect, find communities, and grow businesses, including Facebook, Messenger, Instagram, WhatsApp, and AR/VR experiences.
Embedded
Entry-Level Software Engineer
In-Person
5,000+ Employees
AI · Enterprise SaaS

Description For ASIC Engineer, Design Verification

Meta is seeking an ASIC Design Verification Engineer to join their Infrastructure organization in Bangalore. This role offers an exciting opportunity to work with industry leaders in developing innovative ASIC solutions for Meta's data center applications. As a Design Verification Engineer, you'll be responsible for comprehensive verification of design modules and sub-systems, utilizing UVM-based testbench development and various verification approaches including Formal and Emulation techniques. The position involves close collaboration with full-stack software, hardware, ASIC Design, Emulation, and Post-Silicon teams to ensure first-pass silicon success.

The role requires expertise in functional test development, verification closure, and debugging capabilities. You'll work with cutting-edge technology in Meta's infrastructure team, contributing to the development of critical hardware components that power Meta's global services. This position is perfect for recent graduates with a strong foundation in electronics or computer engineering, offering exposure to advanced verification methodologies and tools.

Meta offers a dynamic work environment where you'll be at the forefront of hardware innovation, working on projects that impact billions of users worldwide. The company's commitment to pushing technological boundaries, combined with its inclusive culture and comprehensive benefits package, makes this an excellent opportunity for those looking to launch their career in hardware verification engineering.

Last updated 9 minutes ago

Responsibilities For ASIC Engineer, Design Verification

  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the design/arch team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams

Requirements For ASIC Engineer, Design Verification

Python
  • Bachelor's degree in Electronics Engineering, Computer Engineering, Computer Science, VLSI, or relevant technical field
  • Experience using constrained-random, coverage driven verification or C/C++ verification
  • Experience in verifying a IP block using standard DV based techniques
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell)
  • Understanding in computer architecture, CPU, GPU, networking, interconnects, fabrics or similar designs

Benefits For ASIC Engineer, Design Verification

Medical Insurance
Vision Insurance
Dental Insurance
  • Equal Employment Opportunity
  • Reasonable accommodations for qualified individuals with disabilities
  • Comprehensive benefits package

Interested in this job?

Jobs Related To Meta ASIC Engineer, Design Verification

Radio Frequency (RF) Desense Engineer

RF Desense Engineer role at Meta focusing on wireless consumer devices and AR/VR products, involving RF system development, validation, and troubleshooting.

ASIC Engineer, Power

Entry-level ASIC Power Engineer position at Meta, focusing on power/performance optimization for data center applications, combining hardware engineering with software development.

ASIC Engineer, Design Verification

Entry-level ASIC Design Verification Engineer role at Meta, focusing on developing and verifying ASIC solutions for data center applications, offering competitive compensation and benefits.

ASIC Engineer, Design

ASIC Engineer position at Meta focusing on designing and developing hardware accelerators for AI/ML and network acceleration in data center infrastructure.

ASIC Engineer, Devices and Services

ASIC Engineer position at Google focusing on verification of SOC architectures and development of scalable verification methodologies for next-generation hardware platforms.