ASIC Design Engineer

NVIDIA is the world leader in accelerated computing, pioneering solutions in AI and digital twins that transform industries.
$61,000 - $134,000
Embedded
Mid-Level Software Engineer
In-Person
5,000+ Employees
3+ years of experience
AI · Automotive

Description For ASIC Design Engineer

NVIDIA is seeking an ASIC Design Engineer to join their Memory Subsystem Team, offering an exciting opportunity to work at the forefront of technology innovation. This role focuses on designing and implementing memory subsystems for Tegra SoCs, with applications ranging from consumer graphics to self-driving cars and artificial intelligence.

The position involves working with cutting-edge technology and requires expertise in micro-architecture and design implementation. As a key team member, you'll be responsible for RTL design, synthesis, functional verification, and timing analysis using state-of-the-art CAD tools and process technologies. The role demands collaboration with architects, software engineers, and circuit designers to deliver world-class solutions.

NVIDIA, as the world leader in accelerated computing, offers an environment where you'll work alongside outstanding professionals globally. The company's work in AI and digital twins is transforming major industries and making significant societal impacts. This role provides an opportunity to contribute to products that are shaping the future of computing.

The ideal candidate should have at least 3 years of experience in logic design and Verilog/System-Verilog, with a strong understanding of computer architecture and digital systems design. Knowledge of DRAM controllers, industry specifications like CHI/AXI/CXL/PCI-E, and experience with RISCV or ARM Processors are valuable additions to your profile.

The position offers competitive compensation with a base salary range of 82,500 CAD - 182,000 CAD, along with equity grants and comprehensive benefits. Located in Toronto, Canada, this role provides an excellent opportunity to work on challenging projects while advancing your career in a leading technology company.

Last updated 5 hours ago

Responsibilities For ASIC Design Engineer

  • Micro-architecture and design implementation of Tegra SOC memory subsystem modules
  • Collaborate with architects, software engineers, and circuit designers
  • RTL design, synthesis, functional verification, and timing analysis
  • Work with innovative CAD tools and latest process technologies

Requirements For ASIC Design Engineer

  • BS in Electrical Engineering, Computer Engineering, or related degree (MS, PhD are a plus)
  • 3+ years of relevant experience in logic design, Verilog and/or System-Verilog
  • Experience with multiple clock domains and asynchronous interfaces
  • Experience in low power design and low power architecture
  • Experience with ASIC design flow including emulation, prototyping, DFT, timing analysis
  • Strong working knowledge of Verilog or VHDL
  • Programming skills in C and/or PERL
  • Good communication and interpersonal skills

Benefits For ASIC Design Engineer

Equity
  • Equity grants
  • Comprehensive benefits package

Interested in this job?

Jobs Related To NVIDIA ASIC Design Engineer

ASIC Engineer

ASIC Engineer position at NVIDIA, working on next-generation GPUs, CPUs, and SoCs for data center, ML, and autonomous driving applications in Bengaluru, India.

SDK/FW Verification Engineer

Senior Firmware Verification Engineer position at NVIDIA, focusing on SDK/FW verification for Spectrum-X Ethernet switches, requiring 3+ years of experience in automation and verification.

System Memory Validation Software Engineer

System Memory Validation Software Engineer role at NVIDIA, combining software development with hardware validation for embedded memory systems.

MCU Firmware Engineer

MCU Firmware Engineer position at NVIDIA, developing security firmware for DGX/GPU products, requiring 3+ years experience in embedded systems and firmware development.

System Products Memory Solutions Engineer

NVIDIA is seeking a System Products Memory Solutions Engineer to work on GPU memory subsystem validation and optimization in Santa Clara.